bhyvearm64: CPU and Memory Virtualization on Armv8.0-A

Alexandru Elisei alexandru.elisei@gmail.com



BSDCan 2019 Ottawa, Canada May 2019



About Me

- Bachelor's Degree in Computer Science from University POLITEHNICA of Bucharest (Summer of 2018)
- bhyvearm64 was the subject of my Bachelor's thesis



Outline

Project Overview

CPU Virtualization

Memory Virtualization

Future Work

Demo



Outline

Project Overview

CPU Virtualization

Memory Virtualization

Future Work

Demo



bhyvearm64

What is bhyvearm64?

- Type 2 hypervisor for FreeBSD
- Virtualization on Armv8.0-A
- Based on bhyve for x86 and Armv7
- Not yet integrated with the FreeBSD kernel



bhyvearm64

What is bhyvearm64?

- Type 2 hypervisor for FreeBSD
- Virtualization on Armv8.0-A
- Based on bhyve for x86 and Armv7
- Not yet integrated with the FreeBSD kernel
- What can it do?
 - Run a FreeBSD virtual machine on the Foundation Platform¹
 - It can use virtio-mmio for network and block devices



¹https://arm.com/fvp

bhyvearm64

What is bhyvearm64?

- Type 2 hypervisor for FreeBSD
- Virtualization on Armv8.0-A
- Based on bhyve for x86 and Armv7
- Not yet integrated with the FreeBSD kernel
- What can it do?
 - Run a FreeBSD virtual machine on the Foundation Platform¹
 - It can use virtio-mmio for network and block devices
- What it cannot do?
 - Create multiple virtual CPUs for a virtual machine
 - Has not been run on real hardware



¹https://arm.com/fvp

Arm wants to enter the server market



²S. McIntosh-Smith, J. Price, T. Deakin, and A. Poenaru, "Comparative Benchmarking of the First Generation of HPC-optimised ARM Processors on Isambard."

Arm wants to enter the server market





²S. McIntosh-Smith, J. Price, T. Deakin, and A. Poenaru, "Comparative Benchmarking of the First Generation of HPC-optimised ARM Processors on Isambard."

Arm wants to enter the server market

- Amazon AWS Graviton CPUs (based on Cortex-A72)
- Arm Neoverse N1 CPUs (server-specific microarchitecture)



²S. McIntosh-Smith, J. Price, T. Deakin, and A. Poenaru, "Comparative Benchmarking of the First Generation of HPC-optimised ARM Processors on Isambard."

Arm wants to enter the server market

- Amazon AWS Graviton CPUs (based on Cortex-A72)
- Arm Neoverse N1 CPUs (server-specific microarchitecture)


Cavium ThunderX2:

"The results presented in this paper demonstrate that Arm-based processors are now capable of providing levels of performance competitive with state-of-the-art offerings from the incumbent vendors, while significantly improving performance per Dollar." 2



²S. McIntosh-Smith, J. Price, T. Deakin, and A. Poenaru, "Comparative Benchmarking of the First Generation of HPC-optimised ARM Processors on Isambard."

bhyvearm64 Architecture





bhyveload

Guest virtual hardware: devicetree



bhyve



bhyvectl

bhyvectl ---vm=<vmname> ---destroy



Outline

Project Overview

CPU Virtualization

Memory Virtualization

Future Work

Demo



Challenges

Challenges:

The host must control the guest



Challenges

Challenges:

The host must control the guest

Motivation: Popek and Goldberg's safety requirement for virtualization



Challenges

Challenges:

The host must control the guest

Motivation: Popek and Goldberg's safety requirement for virtualization

Solution: use Exception Level 2 (EL2)





Shared general purpose registers



- Shared general purpose registers
- Different virtual address space




- Shared general purpose registers
- Different virtual address space
- New system registers that control EL2



- Shared general purpose registers
- Different virtual address space
- New system registers that control EL2
- New system registers that control EL1&EL0







- Different system register names
- ▶ Virtual address space that cannot be shared with userspace



- Different system register names
- ▶ Virtual address space that cannot be shared with userspace
- Synchronous exceptions are normally routed to EL1



- Different system register names
- Virtual address space that cannot be shared with userspace
- Synchronous exceptions are normally routed to EL1
- It is optional



Different system register names


- Virtual address space that cannot be shared with userspace
- Synchronous exceptions are normally routed to EL1

It is optional

Conclusion: the host must run at EL1



hypervisor Architecture



HARDWARE



Challenges:

The host must control the guest

Alternate execution between the host and the guest



Challenges:

The host must control the guest

Alternate execution between the host and the guest

Solution: save CPU state



Challenges:

The host must control the guest

Alternate execution between the host and the guest

Solution: save CPU state

CPU state:

- General purpose registers
- EL1 system registers
- EL2 system registers that control execution at EL1&EL0



World Switch

World switches are executed:

- From guest to host
- From host to guest



World Switch

World switches are executed:

- From guest to host
- From host to guest

Save CPU state:

- EL2 stack for host CPU state
- One struct hypctx for each virtual CPU



Challenges:

- The host must control the guest
- Alternate execution between the host and the guest
- The host must execute privileged instructions on behalf of the guest



Challenges (continued)

Challenges:

- The host must control the guest
- Alternate execution between the host and the guest
- The host must execute privileged instructions on behalf of the guest

Motivation: Popek and Goldberg's fidelity requirement for virtualization



Challenges (continued)

Challenges:

- The host must control the guest
- Alternate execution between the host and the guest
- The host must execute privileged instructions on behalf of the guest

Motivation: Popek and Goldberg's fidelity requirement for virtualization

Solution: host access to guest state



Goals:

Execute code

Share memory with host running in EL1



Goals:

Execute code

Share memory with host running in EL1

Running in EL2:

Create function wrapper for the HVC assembly instruction



Goals:

Execute code

Share memory with host running in EL1

Running in EL2:

Create function wrapper for the HVC assembly instruction

Replace EL2 exception vector table



Goals:

Execute code

Share memory with host running in EL1

Running in EL2:

- Create function wrapper for the HVC assembly instruction
- Replace EL2 exception vector table
- Map the code in the EL2 address space



Goals:

Execute code


Share memory with host running in EL1

Running in EL2:


- Create function wrapper for the HVC assembly instruction
- Replace EL2 exception vector table
- Map the code in the EL2 address space
- Convention: first argument is the function to execute



EL0, EL1 and EL2 address spaces



Sharing Memory





Outline

Project Overview

CPU Virtualization

Memory Virtualization

Future Work

Demo



Challenges

Challenges:

- ▶ The guest assumes it has access to the entire physical memory
- ▶ The host must control the entire physical memory



Challenges


Challenges:

- ▶ The guest assumes it has access to the entire physical memory
- The host must control the entire physical memory

Solution: stage 2 translation




Translation Regimes






Stage 1 Translation with 4K Pages





Stage 2 Translation with 4K Pages





Differences between stage 1 an stage 2 translation:

Stage 2 has 3 tables (vs 4)



Differences between stage 1 an stage 2 translation:

- Stage 2 has 3 tables (vs 4)
- Stage 2 starts at the level 1 table (vs level 0)



Differences between stage 1 an stage 2 translation:

- Stage 2 has 3 tables (vs 4)
- Stage 2 starts at the level 1 table (vs level 0)
- Stage 2 has a variable level 1 table size




4K Page Descriptors

Stage 1 page descriptor

63	55	54	53	52 4	8 47 12	11	10	8	7 2	1	0
		UXN	PXN		PA[48:12]	nG			Memory attributes		

Stage 2 page descriptor



Legend





Stage 1 vs Stage 2 (continued)

Differences between stage 1 and stage 2 translation:

- Stage 2 has 3 tables (vs 4)
- Stage 2 starts at the level 1 table (vs level 0)
- Stage 2 has a variable level 1 table size
- Different format for the page table entries



Stage 1 vs Stage 2 (continued)

Differences between stage 1 and stage 2 translation:

- Stage 2 has 3 tables (vs 4)
- Stage 2 starts at the level 1 table (vs level 0)
- Stage 2 has a variable level 1 table size
- Different format for the page table entries

Solution: implement a new translation table format



Implementation

A new translation table type:

```
enum pmap_type {
    PT_STAGE1,
    PT_STAGE2,
    PT_INVALID,
};
struct pmap {
    ...
    enum pmap_type pm_type;
};
```

Existing functions take into account the table type:

```
int
pmap_enter(pmap_t pmap, ...)
{
    ...
    if (pmap->pm_type == PT_STAGE1) {
        /* Create stage 1 page */
        } else {
            /* Create stage 2 page */
        }
        ...
}
```




VM memory

bhyveload -k kernel.img -b 0x1000 -m 128MB $\$ example_vm



VM memory

bhyveload -k kernel.img -b 0x1000 -m 128MB $\$ example_vm




bvmconsole

bhyve -b example_vm



bvmconsole

bhyve -b example_vm





Outline

Project Overview

CPU Virtualization

Memory Virtualization

Future Work

Demo



Future Work

Merge bhyvearm64

- Split bhyve for x86 into machine independent (MI) and dependent (MD) code
- User space improvements
- Hypervisor improvements
- Better validation





Promote code reuse




MI/MD Split

Promote code reuse

- Split libvmmapi (D17874)
- Split bhyve, bhyveload and bhyvectl
- Split the vmm kernel module



User Space Improvements





User Space Improvements

Use virtio-pci

Emulate the NS16550A UART



User Space Improvements

- Use virtio-pci
- Emulate the NS16550A UART
- Emulate USB



Implement SMP




Implement SMP

Implement Virtual Host Extensions (VHE) (Armv8.1)



- Implement SMP
- Implement Virtual Host Extensions (VHE) (Armv8.1)



HARDWARE

Figure: Without VHE



- Implement SMP
- Implement Virtual Host Extensions (VHE) (Armv8.1)





Figure: Without VHE

Figure: With VHE



Better Validation



- Patches for using NS16550A UART and PSCI
- Same boot protocol as the Linux kernel



³https://www.linux-kvm.org/page/KVM-unit-tests

Better Validation

KVM-unit-tests³

- Patches for using NS16550A UART and PSCI
- Same boot protocol as the Linux kernel
- Boot Linux as a guest



³https://www.linux-kvm.org/page/KVM-unit-tests

Outline

Project Overview

CPU Virtualization

Memory Virtualization

Future Work

Demo



Demo



Acknowledgements

- Mihai Carabaş (technical advisor)
- Mihai Darius (virtio-mmio)
- FreeBSD Foundation (financial support)



Questions?



Questions?

Thank you!

Project repository: https://github.com/FreeBSD-UPB/freebsd/tree/ projects/bhyvearm64

Scripts and tutorial: https://github.com/FreeBSD-UPB/bhyvearm64-utils

